+Follow
allenkee
No personal profile
34
Follow
0
Followers
0
Topic
0
Badge
Posts
Hot
allenkee
2021-07-15
Great
Intel's 5nm process exposed, aiming to surpass TSMC's 3nm
Go to Tiger App to see more news
{"i18n":{"language":"en_US"},"userPageInfo":{"id":"3561267630001290","uuid":"3561267630001290","gmtCreate":1598173608802,"gmtModify":1626487388212,"name":"allenkee","pinyin":"allenkee","introduction":"","introductionEn":null,"signature":"","avatar":"https://static.tigerbbs.com/00702045f838537c610f1f878addf22d","hat":null,"hatId":null,"hatName":null,"vip":1,"status":2,"fanSize":0,"headSize":34,"tweetSize":34,"questionSize":0,"limitLevel":999,"accountStatus":4,"level":{"id":1,"name":"萌萌虎","nameTw":"萌萌虎","represent":"呱呱坠地","factor":"评论帖子3次或发布1条主帖（非转发）","iconColor":"3C9E83","bgColor":"A2F1D9"},"themeCounts":0,"badgeCounts":0,"badges":[],"moderator":false,"superModerator":false,"manageSymbols":null,"badgeLevel":null,"boolIsFan":false,"boolIsHead":false,"favoriteSize":0,"symbols":null,"coverImage":null,"realNameVerified":"success","userBadges":[{"badgeId":"1026c425416b44e0aac28c11a0848493-3","templateUuid":"1026c425416b44e0aac28c11a0848493","name":" Tiger Idol","description":"Join the tiger community for 1500 days","bigImgUrl":"https://static.tigerbbs.com/8b40ae7da5bf081a1c84df14bf9e6367","smallImgUrl":"https://static.tigerbbs.com/f160eceddd7c284a8e1136557615cfad","grayImgUrl":"https://static.tigerbbs.com/11792805c468334a9b31c39f95a41c6a","redirectLinkEnabled":0,"redirectLink":null,"hasAllocated":1,"isWearing":0,"stamp":null,"stampPosition":0,"hasStamp":0,"allocationCount":1,"allocatedDate":"2024.10.02","exceedPercentage":null,"individualDisplayEnabled":0,"backgroundColor":null,"fontColor":null,"individualDisplaySort":0,"categoryType":1001},{"badgeId":"7a9f168ff73447fe856ed6c938b61789-1","templateUuid":"7a9f168ff73447fe856ed6c938b61789","name":"Knowledgeable Investor","description":"Traded more than 10 stocks","bigImgUrl":"https://static.tigerbbs.com/e74cc24115c4fbae6154ec1b1041bf47","smallImgUrl":"https://static.tigerbbs.com/d48265cbfd97c57f9048db29f22227b0","grayImgUrl":"https://static.tigerbbs.com/76c6d6898b073c77e1c537ebe9ac1c57","redirectLinkEnabled":0,"redirectLink":null,"hasAllocated":1,"isWearing":0,"stamp":null,"stampPosition":0,"hasStamp":0,"allocationCount":1,"allocatedDate":"2021.12.28","exceedPercentage":null,"individualDisplayEnabled":0,"backgroundColor":null,"fontColor":null,"individualDisplaySort":0,"categoryType":1102},{"badgeId":"a83d7582f45846ffbccbce770ce65d84-1","templateUuid":"a83d7582f45846ffbccbce770ce65d84","name":"Real Trader","description":"Completed a transaction","bigImgUrl":"https://static.tigerbbs.com/2e08a1cc2087a1de93402c2c290fa65b","smallImgUrl":"https://static.tigerbbs.com/4504a6397ce1137932d56e5f4ce27166","grayImgUrl":"https://static.tigerbbs.com/4b22c79415b4cd6e3d8ebc4a0fa32604","redirectLinkEnabled":0,"redirectLink":null,"hasAllocated":1,"isWearing":0,"stamp":null,"stampPosition":0,"hasStamp":0,"allocationCount":1,"allocatedDate":"2021.12.21","exceedPercentage":null,"individualDisplayEnabled":0,"backgroundColor":null,"fontColor":null,"individualDisplaySort":0,"categoryType":1100}],"userBadgeCount":3,"currentWearingBadge":null,"individualDisplayBadges":null,"crmLevel":11,"crmLevelSwitch":0,"location":null,"starInvestorFollowerNum":0,"starInvestorFlag":false,"starInvestorOrderShareNum":0,"subscribeStarInvestorNum":0,"ror":null,"winRationPercentage":null,"showRor":false,"investmentPhilosophy":null,"starInvestorSubscribeFlag":false},"baikeInfo":{},"tab":"post","tweets":[{"id":144239233,"gmtCreate":1626297811822,"gmtModify":1703757227805,"author":{"id":"3561267630001290","authorId":"3561267630001290","name":"allenkee","avatar":"https://static.tigerbbs.com/00702045f838537c610f1f878addf22d","crmLevel":11,"crmLevelSwitch":0,"followedFlag":false,"authorIdStr":"3561267630001290","idStr":"3561267630001290"},"themes":[],"htmlText":"Great","listText":"Great","text":"Great","images":[],"top":1,"highlighted":1,"essential":1,"paper":1,"likeSize":1,"commentSize":0,"repostSize":0,"link":"https://ttm.financial/post/144239233","repostId":"2151543332","repostType":2,"repost":{"id":"2151543332","kind":"news","pubTimestamp":1626296970,"share":"https://ttm.financial/m/news/2151543332?lang=en_US&edition=fundamental","pubTime":"2021-07-15 05:09","market":"us","language":"zh","title":"Intel's 5nm process exposed, aiming to surpass TSMC's 3nm","url":"https://stock-news.laohu8.com/highlight/detail?id=2151543332","media":"腾讯新闻","summary":"从表中可以看到，英特尔工艺在目前10nm节点上晶体管密度已经达到了已经达到了1.06亿/mm ，略超三星与台积电在7nm上分别0.95亿/mm 和0.97亿/mm 的密度。而在下一代7nm的节点，英特尔目标将晶体管密度提升至1.8亿/mm ，如果计划达成，其密度不仅将超过目前台积电最新的5nm工艺，更大幅甩开三星的5nm。在随后的5nm工艺中，英特尔将目标定在了3亿/mm ，此目标同样高于台积电的3nm计划，与三星3nm的差距还会进一步拉大。","content":"<p><html><body><article>In a research report published recently, Digitimes analyzed<a href=\"https://laohu8.com/S/SMSN.UK\">Samsung</a>、<a href=\"https://laohu8.com/S/TSM\">TSMC</a>, Intel and<a href=\"https://laohu8.com/S/IBM\">IBM</a>The semiconductor process density issues of the four companies were compared, and the situations of 10nm, 7nm, 5nm, 3nm and 2nm were compared.</p><p><img src=\"https://fid-75186.picgzc.qpic.cn/20210715052058764d246homx5ud9zmy\"/>As you can see from the table,<a href=\"https://laohu8.com/S/INTC\">Intel</a>The current transistor density of the process at the 10nm node has reached 106 million/mm, slightly exceeding the densities of Samsung and TSMC at 7nm of 95 million/mm and 97 million/mm respectively.</p><p>At the next generation 7nm node, Intel aims to increase the transistor density to 180 million/mm. If the plan is achieved, its density will not only exceed TSMC's latest 5nm process, but also significantly beat Samsung's 5nm.</p><p>In the subsequent 5nm process, Intel set a target of 300 million/mm, which is also higher than TSMC's 3nm plan, and the gap with Samsung's 3nm will further widen.</p><p></article></body></html></p>","source":"tencent","collect":0,"html":"<!DOCTYPE html>\n<html>\n<head>\n<meta http-equiv=\"Content-Type\" content=\"text/html; charset=utf-8\" />\n<meta name=\"viewport\" content=\"width=device-width,initial-scale=1.0,minimum-scale=1.0,maximum-scale=1.0,user-scalable=no\"/>\n<meta name=\"format-detection\" content=\"telephone=no,email=no,address=no\" />\n<title>Intel's 5nm process exposed, aiming to surpass TSMC's 3nm</title>\n<style type=\"text/css\">\na,abbr,acronym,address,applet,article,aside,audio,b,big,blockquote,body,canvas,caption,center,cite,code,dd,del,details,dfn,div,dl,dt,\nem,embed,fieldset,figcaption,figure,footer,form,h1,h2,h3,h4,h5,h6,header,hgroup,html,i,iframe,img,ins,kbd,label,legend,li,mark,menu,nav,\nobject,ol,output,p,pre,q,ruby,s,samp,section,small,span,strike,strong,sub,summary,sup,table,tbody,td,tfoot,th,thead,time,tr,tt,u,ul,var,video{ font:inherit;margin:0;padding:0;vertical-align:baseline;border:0 }\nbody{ font-size:16px; line-height:1.5; color:#999; background:transparent; }\n.wrapper{ overflow:hidden;word-break:break-all;padding:10px; }\nh1,h2{ font-weight:normal; line-height:1.35; margin-bottom:.6em; }\nh3,h4,h5,h6{ line-height:1.35; margin-bottom:1em; }\nh1{ font-size:24px; }\nh2{ font-size:20px; }\nh3{ font-size:18px; }\nh4{ font-size:16px; }\nh5{ font-size:14px; }\nh6{ font-size:12px; }\np,ul,ol,blockquote,dl,table{ margin:1.2em 0; }\nul,ol{ margin-left:2em; }\nul{ list-style:disc; }\nol{ list-style:decimal; }\nli,li p{ margin:10px 0;}\nimg{ max-width:100%;display:block;margin:0 auto 1em; }\nblockquote{ color:#B5B2B1; border-left:3px solid #aaa; padding:1em; }\nstrong,b{font-weight:bold;}\nem,i{font-style:italic;}\ntable{ width:100%;border-collapse:collapse;border-spacing:1px;margin:1em 0;font-size:.9em; }\nth,td{ padding:5px;text-align:left;border:1px solid #aaa; }\nth{ font-weight:bold;background:#5d5d5d; }\n.symbol-link{font-weight:bold;}\n/* header{ border-bottom:1px solid #494756; } */\n.title{ margin:0 0 8px;line-height:1.3;color:#ddd; }\n.meta {color:#5e5c6d;font-size:13px;margin:0 0 .5em; }\na{text-decoration:none; color:#2a4b87;}\n.meta .head { display: inline-block; overflow: hidden}\n.head .h-thumb { width: 30px; height: 30px; margin: 0; padding: 0; border-radius: 50%; float: left;}\n.head .h-content { margin: 0; padding: 0 0 0 9px; float: left;}\n.head .h-name {font-size: 13px; color: #eee; margin: 0;}\n.head .h-time {font-size: 12.5px; color: #7E829C; margin: 0;}\n.small {font-size: 12.5px; display: inline-block; transform: scale(0.9); -webkit-transform: scale(0.9); transform-origin: left; -webkit-transform-origin: left;}\n.smaller {font-size: 12.5px; display: inline-block; transform: scale(0.8); -webkit-transform: scale(0.8); transform-origin: left; -webkit-transform-origin: left;}\n.bt-text {font-size: 12px;margin: 1.5em 0 0 0}\n.bt-text p {margin: 0}\n</style>\n</head>\n<body>\n<div class=\"wrapper\">\n<header>\n<h2 class=\"title\">\nIntel's 5nm process exposed, aiming to surpass TSMC's 3nm\n</h2>\n<h4 class=\"meta\">\n<p class=\"head\">\n<strong class=\"h-name small\">腾讯新闻</strong><span class=\"h-time small\">2021-07-15 05:09</span>\n</p>\n</h4>\n</header>\n<article>\n<p><html><body><article>In a research report published recently, Digitimes analyzed<a href=\"https://laohu8.com/S/SMSN.UK\">Samsung</a>、<a href=\"https://laohu8.com/S/TSM\">TSMC</a>, Intel and<a href=\"https://laohu8.com/S/IBM\">IBM</a>The semiconductor process density issues of the four companies were compared, and the situations of 10nm, 7nm, 5nm, 3nm and 2nm were compared.</p><p><img src=\"https://fid-75186.picgzc.qpic.cn/20210715052058764d246homx5ud9zmy\"/>As you can see from the table,<a href=\"https://laohu8.com/S/INTC\">Intel</a>The current transistor density of the process at the 10nm node has reached 106 million/mm, slightly exceeding the densities of Samsung and TSMC at 7nm of 95 million/mm and 97 million/mm respectively.</p><p>At the next generation 7nm node, Intel aims to increase the transistor density to 180 million/mm. If the plan is achieved, its density will not only exceed TSMC's latest 5nm process, but also significantly beat Samsung's 5nm.</p><p>In the subsequent 5nm process, Intel set a target of 300 million/mm, which is also higher than TSMC's 3nm plan, and the gap with Samsung's 3nm will further widen.</p><p></article></body></html></p>\n<div class=\"bt-text\">\n\n\n<p> source：<a href=\"http://gu.qq.com/resources/shy/news/detail-v2/index.html#/?id=nesSN202107150521007c20884f&s=b\">腾讯新闻</a></p>\n\n\n</div>\n</article>\n</div>\n</body>\n</html>\n","type":0,"thumbnail":"https://static.tigerbbs.com/975836d8c6eb511241583dccb0d387f2","relate_stocks":{"09086":"华夏纳指-U","INTC":"英特尔","03086":"华夏纳指","03145":"华夏亚洲高息股","TSM":"台积电","EWT":"台湾ETF-iShares MSCI"},"source_url":"http://gu.qq.com/resources/shy/news/detail-v2/index.html#/?id=nesSN202107150521007c20884f&s=b","is_english":false,"share_image_url":"https://static.laohu8.com/9a95c1376e76363c1401fee7d3717173","article_id":"2151543332","content_text":"Digitimes在日前发表的研究报告中，分析了三星、台积电、Intel及IBM四家的半导体工艺密度问题，并对比了10nm、7nm、5nm、3nm及2nm的情况。从表中可以看到，英特尔工艺在目前10nm节点上晶体管密度已经达到了已经达到了1.06亿/mm ，略超三星与台积电在7nm上分别0.95亿/mm 和0.97亿/mm 的密度。而在下一代7nm的节点，英特尔目标将晶体管密度提升至1.8亿/mm ，如果计划达成，其密度不仅将超过目前台积电最新的5nm工艺，更大幅甩开三星的5nm。在随后的5nm工艺中，英特尔将目标定在了3亿/mm ，此目标同样高于台积电的3nm计划，与三星3nm的差距还会进一步拉大。","news_type":1,"symbols_score_info":{"03145":0.6,"EWT":0.6,"TSM":1,"03086":0.6,"TWmain":1,"09086":0.6,"INTC":1}},"isVote":1,"tweetType":1,"viewCount":2213,"authorTweetTopStatus":1,"verified":2,"comments":[],"imageCount":0,"langContent":"EN","totalScore":0}],"hots":[{"id":144239233,"gmtCreate":1626297811822,"gmtModify":1703757227805,"author":{"id":"3561267630001290","authorId":"3561267630001290","name":"allenkee","avatar":"https://static.tigerbbs.com/00702045f838537c610f1f878addf22d","crmLevel":11,"crmLevelSwitch":0,"followedFlag":false,"authorIdStr":"3561267630001290","idStr":"3561267630001290"},"themes":[],"htmlText":"Great","listText":"Great","text":"Great","images":[],"top":1,"highlighted":1,"essential":1,"paper":1,"likeSize":1,"commentSize":0,"repostSize":0,"link":"https://ttm.financial/post/144239233","repostId":"2151543332","repostType":2,"repost":{"id":"2151543332","kind":"news","pubTimestamp":1626296970,"share":"https://ttm.financial/m/news/2151543332?lang=en_US&edition=fundamental","pubTime":"2021-07-15 05:09","market":"us","language":"zh","title":"Intel's 5nm process exposed, aiming to surpass TSMC's 3nm","url":"https://stock-news.laohu8.com/highlight/detail?id=2151543332","media":"腾讯新闻","summary":"从表中可以看到，英特尔工艺在目前10nm节点上晶体管密度已经达到了已经达到了1.06亿/mm ，略超三星与台积电在7nm上分别0.95亿/mm 和0.97亿/mm 的密度。而在下一代7nm的节点，英特尔目标将晶体管密度提升至1.8亿/mm ，如果计划达成，其密度不仅将超过目前台积电最新的5nm工艺，更大幅甩开三星的5nm。在随后的5nm工艺中，英特尔将目标定在了3亿/mm ，此目标同样高于台积电的3nm计划，与三星3nm的差距还会进一步拉大。","content":"<p><html><body><article>In a research report published recently, Digitimes analyzed<a href=\"https://laohu8.com/S/SMSN.UK\">Samsung</a>、<a href=\"https://laohu8.com/S/TSM\">TSMC</a>, Intel and<a href=\"https://laohu8.com/S/IBM\">IBM</a>The semiconductor process density issues of the four companies were compared, and the situations of 10nm, 7nm, 5nm, 3nm and 2nm were compared.</p><p><img src=\"https://fid-75186.picgzc.qpic.cn/20210715052058764d246homx5ud9zmy\"/>As you can see from the table,<a href=\"https://laohu8.com/S/INTC\">Intel</a>The current transistor density of the process at the 10nm node has reached 106 million/mm, slightly exceeding the densities of Samsung and TSMC at 7nm of 95 million/mm and 97 million/mm respectively.</p><p>At the next generation 7nm node, Intel aims to increase the transistor density to 180 million/mm. If the plan is achieved, its density will not only exceed TSMC's latest 5nm process, but also significantly beat Samsung's 5nm.</p><p>In the subsequent 5nm process, Intel set a target of 300 million/mm, which is also higher than TSMC's 3nm plan, and the gap with Samsung's 3nm will further widen.</p><p></article></body></html></p>","source":"tencent","collect":0,"html":"<!DOCTYPE html>\n<html>\n<head>\n<meta http-equiv=\"Content-Type\" content=\"text/html; charset=utf-8\" />\n<meta name=\"viewport\" content=\"width=device-width,initial-scale=1.0,minimum-scale=1.0,maximum-scale=1.0,user-scalable=no\"/>\n<meta name=\"format-detection\" content=\"telephone=no,email=no,address=no\" />\n<title>Intel's 5nm process exposed, aiming to surpass TSMC's 3nm</title>\n<style type=\"text/css\">\na,abbr,acronym,address,applet,article,aside,audio,b,big,blockquote,body,canvas,caption,center,cite,code,dd,del,details,dfn,div,dl,dt,\nem,embed,fieldset,figcaption,figure,footer,form,h1,h2,h3,h4,h5,h6,header,hgroup,html,i,iframe,img,ins,kbd,label,legend,li,mark,menu,nav,\nobject,ol,output,p,pre,q,ruby,s,samp,section,small,span,strike,strong,sub,summary,sup,table,tbody,td,tfoot,th,thead,time,tr,tt,u,ul,var,video{ font:inherit;margin:0;padding:0;vertical-align:baseline;border:0 }\nbody{ font-size:16px; line-height:1.5; color:#999; background:transparent; }\n.wrapper{ overflow:hidden;word-break:break-all;padding:10px; }\nh1,h2{ font-weight:normal; line-height:1.35; margin-bottom:.6em; }\nh3,h4,h5,h6{ line-height:1.35; margin-bottom:1em; }\nh1{ font-size:24px; }\nh2{ font-size:20px; }\nh3{ font-size:18px; }\nh4{ font-size:16px; }\nh5{ font-size:14px; }\nh6{ font-size:12px; }\np,ul,ol,blockquote,dl,table{ margin:1.2em 0; }\nul,ol{ margin-left:2em; }\nul{ list-style:disc; }\nol{ list-style:decimal; }\nli,li p{ margin:10px 0;}\nimg{ max-width:100%;display:block;margin:0 auto 1em; }\nblockquote{ color:#B5B2B1; border-left:3px solid #aaa; padding:1em; }\nstrong,b{font-weight:bold;}\nem,i{font-style:italic;}\ntable{ width:100%;border-collapse:collapse;border-spacing:1px;margin:1em 0;font-size:.9em; }\nth,td{ padding:5px;text-align:left;border:1px solid #aaa; }\nth{ font-weight:bold;background:#5d5d5d; }\n.symbol-link{font-weight:bold;}\n/* header{ border-bottom:1px solid #494756; } */\n.title{ margin:0 0 8px;line-height:1.3;color:#ddd; }\n.meta {color:#5e5c6d;font-size:13px;margin:0 0 .5em; }\na{text-decoration:none; color:#2a4b87;}\n.meta .head { display: inline-block; overflow: hidden}\n.head .h-thumb { width: 30px; height: 30px; margin: 0; padding: 0; border-radius: 50%; float: left;}\n.head .h-content { margin: 0; padding: 0 0 0 9px; float: left;}\n.head .h-name {font-size: 13px; color: #eee; margin: 0;}\n.head .h-time {font-size: 12.5px; color: #7E829C; margin: 0;}\n.small {font-size: 12.5px; display: inline-block; transform: scale(0.9); -webkit-transform: scale(0.9); transform-origin: left; -webkit-transform-origin: left;}\n.smaller {font-size: 12.5px; display: inline-block; transform: scale(0.8); -webkit-transform: scale(0.8); transform-origin: left; -webkit-transform-origin: left;}\n.bt-text {font-size: 12px;margin: 1.5em 0 0 0}\n.bt-text p {margin: 0}\n</style>\n</head>\n<body>\n<div class=\"wrapper\">\n<header>\n<h2 class=\"title\">\nIntel's 5nm process exposed, aiming to surpass TSMC's 3nm\n</h2>\n<h4 class=\"meta\">\n<p class=\"head\">\n<strong class=\"h-name small\">腾讯新闻</strong><span class=\"h-time small\">2021-07-15 05:09</span>\n</p>\n</h4>\n</header>\n<article>\n<p><html><body><article>In a research report published recently, Digitimes analyzed<a href=\"https://laohu8.com/S/SMSN.UK\">Samsung</a>、<a href=\"https://laohu8.com/S/TSM\">TSMC</a>, Intel and<a href=\"https://laohu8.com/S/IBM\">IBM</a>The semiconductor process density issues of the four companies were compared, and the situations of 10nm, 7nm, 5nm, 3nm and 2nm were compared.</p><p><img src=\"https://fid-75186.picgzc.qpic.cn/20210715052058764d246homx5ud9zmy\"/>As you can see from the table,<a href=\"https://laohu8.com/S/INTC\">Intel</a>The current transistor density of the process at the 10nm node has reached 106 million/mm, slightly exceeding the densities of Samsung and TSMC at 7nm of 95 million/mm and 97 million/mm respectively.</p><p>At the next generation 7nm node, Intel aims to increase the transistor density to 180 million/mm. If the plan is achieved, its density will not only exceed TSMC's latest 5nm process, but also significantly beat Samsung's 5nm.</p><p>In the subsequent 5nm process, Intel set a target of 300 million/mm, which is also higher than TSMC's 3nm plan, and the gap with Samsung's 3nm will further widen.</p><p></article></body></html></p>\n<div class=\"bt-text\">\n\n\n<p> source：<a href=\"http://gu.qq.com/resources/shy/news/detail-v2/index.html#/?id=nesSN202107150521007c20884f&s=b\">腾讯新闻</a></p>\n\n\n</div>\n</article>\n</div>\n</body>\n</html>\n","type":0,"thumbnail":"https://static.tigerbbs.com/975836d8c6eb511241583dccb0d387f2","relate_stocks":{"09086":"华夏纳指-U","INTC":"英特尔","03086":"华夏纳指","03145":"华夏亚洲高息股","TSM":"台积电","EWT":"台湾ETF-iShares MSCI"},"source_url":"http://gu.qq.com/resources/shy/news/detail-v2/index.html#/?id=nesSN202107150521007c20884f&s=b","is_english":false,"share_image_url":"https://static.laohu8.com/9a95c1376e76363c1401fee7d3717173","article_id":"2151543332","content_text":"Digitimes在日前发表的研究报告中，分析了三星、台积电、Intel及IBM四家的半导体工艺密度问题，并对比了10nm、7nm、5nm、3nm及2nm的情况。从表中可以看到，英特尔工艺在目前10nm节点上晶体管密度已经达到了已经达到了1.06亿/mm ，略超三星与台积电在7nm上分别0.95亿/mm 和0.97亿/mm 的密度。而在下一代7nm的节点，英特尔目标将晶体管密度提升至1.8亿/mm ，如果计划达成，其密度不仅将超过目前台积电最新的5nm工艺，更大幅甩开三星的5nm。在随后的5nm工艺中，英特尔将目标定在了3亿/mm ，此目标同样高于台积电的3nm计划，与三星3nm的差距还会进一步拉大。","news_type":1,"symbols_score_info":{"03145":0.6,"EWT":0.6,"TSM":1,"03086":0.6,"TWmain":1,"09086":0.6,"INTC":1}},"isVote":1,"tweetType":1,"viewCount":2213,"authorTweetTopStatus":1,"verified":2,"comments":[],"imageCount":0,"langContent":"EN","totalScore":0}],"lives":[]}
